Abstract: This paper presents the design and analysis of a proportional resonant controller with a resonant harmonic compensator and switch-type fault current limiter, as a fault-ride through strategy for a three-phase, grid-connected photovoltaic (PV) system under normal conditions and asymmetrical faults. The switch-type fault limiter comprised of current-limiting inductors, a bridge rectifier, a snubber capacitor, linear transformers, and energy absorption bypass. Furthermore, a critical and analytical comparison of switch-type fault limiters is carried out, with the conventional crowbar as the fault-ride through strategy, in combination with a conventionally tuned proportional integrator controller. The designed fault-ride through strategies with proportional integrator and proportional resonant controllers with resonant harmonic compensators are tested at the point of common coupling of the photovoltaic system and at a distance of 19 km from the point of common coupling, in order to analyze the impacts of fault parameter with respect to location. A MATLAB/Simulink model of a 100 kW three-phase grid-connected photovoltaic system is used for analysis. The simulation results of the proposed switch-type fault limiter with proportional resonant controller effectively validate the stable, ripple-free, and robust response compared to all other configurations. In addition, it is also verified that the grid faults on the PV system have a significant impact on fault type, and less impact on fault location.
Introduction
The exponential development in the concept of distributed energy resources (DERs), which allows the practice of small scale power sources and energy storage systems for low-to medium-level distribution voltages, is due to their economic, technical, reliability, and environmental advantages [1] . In recent years, the photovoltaic system (PVS) has been playing a key role in the global electric power
1.
Design and simulation analysis of the grid-connected PVS is carried out-i.e., the PV side, grid side parameters, and DC link voltage are optimized to the acceptable limits, not only at the PCC, but also at a 19 km distance from the PCC.
2.
A novel switch-type fault-current limiter (STFCL) topology is implemented to improve the LVRT capability of the PVS.
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A detailed and precise comparison of the conventional crowbar strategy with STFCL topology is performed. 4 .
Proportional resonant (PR) with resonant harmonic compensator (RHC) is designed and compared with previously practiced PI controllers. 5.
Asymmetrical faults are applied for 150 ms to verify the fault-tolerant capability of the proposed PR with RHC along with the STFCL, in to compare to the conventional PI and crowbar strategy. 6 .
Performance evaluation analysis is performed to verify the stability of the proposed controller and strategy i.e., integral absolute error (IAE), integral-square error (ISE), and integral of time-weighted absolute error (ITAE).
The remaining of the paper is organized as follows: Section 2 discuss the mathematical modeling of a PV cell, modeling of DC-DC boost converter, modeling of an inverter, a proposed model and design of a controller, and an FRT strategy. Results and discussion are carried out in Section 3, and the paper conclusion is in Section 4.
Mathematical Modeling
The mathematical modeling of important equivalent circuitries included in proposed model are described as below.
Mathematical Modeling of a Photovoltaic Cell
A solar PV cell is essentially a semiconducting p-n junction, that becomes forward-biased when exposed to light. The unidirectional current generated from a solar cell is linearly dependent on the solar irradiance. An equivalent circuit of the ideal PV cell is presented in Figure 1 . Practically no solar cell is ideal, which is why a parallel resistance (R sh ) of high value and a series resistance (R se ) of small value are added to the model.
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Mathematical Modeling
Mathematical Modeling of a Photovoltaic Cell
A solar PV cell is essentially a semiconducting p-n junction, that becomes forward-biased when exposed to light. The unidirectional current generated from a solar cell is linearly dependent on the solar irradiance. An equivalent circuit of the ideal PV cell is presented in Figure 1 . Practically no solar cell is ideal, which is why a parallel resistance ( ) of high value and a series resistance ( ) of small value are added to the model. By applying Kirchhoff's current law, we have
where is the output current (A) of the cell; is the diode reverse saturation current (A) of 5.25 × ; is the insulation current (5.96 A); is 0.083 ohm; is 819 ohms; and is the thermal voltage, which is given by
Here, K is the Boltzmann constant, 1.38 × 10 −23 (j/k), is the absolute temperature of the junction (25 °C) , is the diode quality factor (1.25) , is the electron charge (1.6 × 10 −19 C), represents the number of parallel strings (66), and is the number of series-connected modules per string (5). By applying Kirchhoff's current law, we have
I C = I ph − I sat · exp V + I c ·R se V T − 1 + V + I c ·R se R sh (2) where I c is the output current (A) of the cell; I sat is the diode reverse saturation current (A) of 5.25 × e −9 ; I ph is the insulation current (5.96 A); R se is 0.083 ohm ; R sh is 819 ohms; and V T is the thermal voltage, which is given by
here, K is the Boltzmann constant, 1.38 × 10 −23 (j/k), T is the absolute temperature of the junction (25 • C), Q d is the diode quality factor (1.25), q is the electron charge (1.6 × 10 −19 C), N sh represents the number of parallel strings (66), and N ser is the number of series-connected modules per string (5).
Mathematical Modeling of a DC-DC Boost Converter
Mostly, the two topologies of maximum power point tracking (MPPT) have been studied throughout the world for grid-connected PV plants, i.e., one-stage and two-stage PVSs. However, in the proposed system, two-stage topology is employed, because when the PV voltage is low the boost converter will boost it for the use of an inverter, and the cost is reduced. Figure 2 illustrates the DC-DC boost converter circuit having input voltage V in , switch SW, boost inductor L, diode D, filtering capacitor C, and resistive load R. A capacitor is used between the PVS and the DC-DC circuit to minimize harmonics in frequency (C PV ) which is given in Equation (4) [23] .
where D is the duty cycle of the boost converter, V PV is the PV array output voltage (273 V), f sw is the switching frequency of boost converter (5 kHz), and L boost is the boost inductor (5 Mh).
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where D is the duty cycle of the boost converter, VPV is the PV array output voltage (273 V), is the switching frequency of boost converter (5 kHz), and is the boost inductor (5 Mh).
To calculate the value of boost inductor [24] ,
here,
where is the input voltage for the boost converter, which is the output of the PV array (273 V), and is the output voltage of boost converter (500 V). To calculate the value of the boost inductor
the duty cycle from the voltage balance equation is To calculate the value of boost inductor [24] ,
where V in is the input voltage for the boost converter, which is the output of the PV array (273 V), and V out is the output voltage of boost converter (500 V). To calculate the value of the boost inductor [24] ,
the duty cycle from the voltage balance equation is
the duty cycle of the boost converter is controlled to track the maximum power point of PVS.
Modeling of the Inverter
Two types of inverters are used widely, i.e., current source inverters (CSI) and voltage source inverters (VSI), for the conversion of DC to alternating current (AC) sources. VSI type 3 phase grid-connected inverters are normally used, because the loads require a constant voltage supply. This phase inverter can be modeled in MATLAB/Simulink (R2014a, Pierre Giroux, MATLAB detailed model) using six Insulated Gate Bipolar IGBT switches [25] .
The most essential part, rather than obtaining maximum power from the PVS, is the control of the inverter. The control structure of an inverter is responsible for taking care of grid synchronization, power flow management, and pulse width modulation (PWM) of the inverter. In designing the proposed model, synchronous reference frame is used for control. Equations (10) and (11) are used to transform voltage and current to a d-q reference frame from a natural frame for simplification.
sin ωτ sin ωτ − 
The desired voltages obtained from the current controller are then used to generate gate pulse signals for the inverter, using sine PWM. The desired voltage wave forms are compared with a triangular carrier wave of 30 kHz, and transformed back to a natural frame using reverse matrix calculations.
Proposed System
This section provides comprehensive details about the proposed model of 100 kW grid-connected PVS simulated from SimPower examples of MATLAB/Simulink. The three-phase PV array with a capacity of 100 kW delivers power to a 110-kV utility grid through a 20 kV distribution unit followed by a DC-DC converter and a three-phase, three-level voltage source inverter (VSC), as shown in Figure 3 . The cell temperature in Celsius (C) and sun irradiance in watts per meter squared (W/m 2 ) are the inputs for the PV array. The system PV array includes 330 SunPower SPR-305-WHT (manufactured by Sun Power, San Jose, CA, USA) modules, which consists of 66 strings of five parallel series-connected modules [26] . Additionally, the nominal parameters of the model are elaborated in Table A1 of Appendix A.
The PV array maximum voltage of 273 V is boosted to 500 V through a 5 kHz DC-DC converter, and maximum power point tracking is carried out in a DC-DC boost converter through an incremental conductance methodology [27] . Through such a type of MPPT control switching, the duty cycle automatically varies to extract the required voltage.
A three-level VSC alters the DC link voltage to 260 V AC, with a switching frequency of approximately 2 kHz. The control structure of the three-level VSC is responsible for managing DC link voltage for interconnection with the grid, which has a dual control loop. The internal control loop is responsible for regulation of reactive (I q ) and real components (I d ) of grid currents, whereas the I q reference is set to zero to keep the unity power factor; however, the external loop is used to regulate DC link voltage from two split capacitors to +/−250 V. The DC-link voltage is set to 500 V, as reference. The current controller output in the d-q frame is converted to three modulating signals, U_(abc_ref), which are then used by the PWM generator.
Two different controllers, i.e., PI and PR with RHC, are employed and simulated for controlling d-q reference frame quantities. The grid-connected PVS parameters, such as voltage sag, limiting of current, power, etc., are optimized by implementing two different FRT strategies i.e., crowbar and STFCL. The asymmetrical grid faults are simulated and analyzed at two different locations, at PCC of PVS and at 19 km away from PCC, i.e., at the other side of PVS, as shown by Figure 3 . current, power, etc., are optimized by implementing two different FRT strategies i.e., crowbar and STFCL. The asymmetrical grid faults are simulated and analyzed at two different locations, at PCC of PVS and at 19 km away from PCC, i.e., at the other side of PVS, as shown by Figure 3 . 
Design of Controller and Fault-Ride Through Strategy
Various control schemes and FRT strategies have been designed to protect the PVS, due to the diverse nature of grid-connected inverter topologies. These control schemes manage the DC link voltage, to be maintained at constant reference. However, the FRT strategies are employed to optimize the grid parameters, such as constant power, grid synchronization, improved power factor, and phase sequence under abnormal conditions. This paper proposes a control scheme (PR with RHC) and FRT strategy (STFCL), and its comparison with a conventional PI controller with the crowbar strategy.
Controller Design
To elaborate, the proposed control scheme for balancing the power of the VSC, a short overview is carried out below:
Proportional Integral (PI) Controller
The control block shown in Figure 4 demonstrates the measurement and comparison of DC-link voltage with a constant reference, using a synchronous reference based on a PI controller. A synchronous or d-q frame is used by the PI controller, because they have better responses when operating at DC variables. By transforming towards a DC frame, the controlling parameters become DC, so their control and filtering become easier [28] . A new compensated current reference is produced by the outer voltage loop using the PI controller. The output of the outer loop is the Id reference current, and the Iq component is set to zero to maintain the unity power factor. The inner current loop generated voltage components (Vd, Vq) are used to give the reference of three modulating voltage waveforms that are used for PWM generation. 
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Controller Design
Proportional Integral (PI) Controller
The control block shown in Figure 4 demonstrates the measurement and comparison of DC-link voltage with a constant reference, using a synchronous reference based on a PI controller. A synchronous or d-q frame is used by the PI controller, because they have better responses when operating at DC variables. By transforming towards a DC frame, the controlling parameters become DC, so their control and filtering become easier [28] . A new compensated current reference is produced by the outer voltage loop using the PI controller. The output of the outer loop is the I d reference current, and the I q component is set to zero to maintain the unity power factor. The inner current loop generated voltage components (V d , V q ) are used to give the reference of three modulating voltage waveforms that are used for PWM generation. 
Proportional Resonant Controller with Harmonic
Compensator PR and PI controllers have much in common, but the PR has the upper hand due to the integration property. Static error and phase shift do not occur in PR controllers, due to the action of integration of frequency near resonance frequency. However, even with the use of high-order filters at the grid side, it is very difficult to achieve an optimized current wave without ripples during faulty conditions. Thus, for the purpose of improving current quality, harmonic compensators are employed with PR controllers at the current control loop, as depicted in Figure 5 . Table A2 of Appendix A presents the values of the constant used for the controllers. 
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Proportional Resonant Controller with Harmonic
Compensator PR and PI controllers have much in common, but the PR has the upper hand due to the integration property. Static error and phase shift do not occur in PR controllers, due to the action of integration of frequency near resonance frequency. However, even with the use of high-order filters at the grid side, it is very difficult to achieve an optimized current wave without ripples during faulty conditions. Thus, for the purpose of improving current quality, harmonic compensators are employed with PR controllers at the current control loop, as depicted in Figure 5 . Table A2 of Appendix A presents the values of the constant used for the controllers. A PR controller comprises of two parts, i.e., the proportional and resonant parts, expressed by the equation below:
Here ω is a resonant frequency. Owing to the high gain at a narrow band at the resonant frequency, the PR controller has the ability to eliminate steady-state errors. K i is the time constant integral, which is related to band width, and K p is proportional gain, which determines the phase of band width and gain margin [29] .
The harmonic compensator is parallelized with the PR controller to maintain the quality of the grid current [30, 31] . Harmonic compensators can be mathematically expressed as
here, G h HC (s) is the resonant controller with the h th order, where h is the harmonic order. However, in particular
here k h i is the gain of particular order of resonant controller.
Fault-Ride Through (FRT) strategies
It is inevitable to say that "a power system can be designed as accurate that the occurrence of a fault is not possible". Therefore, different FRT strategies have been introduced until now to overcome the amplitude of fault current and optimize voltage sag during fault conditions. The proposed paper presents the conventional crowbar strategy and a new STFCL strategy for grid-connected PVS, and a keen comparison is illustrated by the results.
Crowbar Strategy
The implemented crowbar strategy is shown in Figure 6 , which is comprised of two-dimensional conditioned switches, one with a fault and other without fault; only one of these will be on, according to the condition of the fault detection algorithm. If any unbalance fault occurs, the fault current will follow the resistance included with fault switch path by activating its gate. The grid variables like current, voltage, and power are optimized through current limiting arrangement at an abnormal diversion. However, the power flow in a normal environment will follow its conventional path by trigging without fault switch. 
Switch-Type Fault Current Limiters (STFCL)
Although, the STFCL strategy has been proposed for the enhancement of the LVRT capability of a doubly-fed induction generator (DFIG) [32] . However, for a grid-connected PVS, the STFCL strategy has not been investigated until now to improve the LVRT capability of PVS according to grid requirements. This paper proposes the STFCL as an FRT strategy to overcome fault currents free of ripples. The results authenticate that with STFCL voltage, current spikes are suppressed during occurrence and clearing fault time, under unbalanced voltage sag at both the grid side and PV side.
STFCL circuitry is comprised of fault current-limiting inductors ( ) and resistances ( ) for each phase, as well as a full-bridge rectifier, linear transformers, power electronic switches, a snubber capacitor ( ) to minimize voltage transients during switching, and a series branch of and in parallel with the snubber capacitor as a path for the absorption of fault energy, as shown in Figure 7 . Moreover, FRT strategies (Crowbar and STFCL) constants are listed in Table A3 of Appendix A. 
STFCL circuitry is comprised of fault current-limiting inductors (L f ) and resistances (R f ) for each phase, as well as a full-bridge rectifier, linear transformers, power electronic switches, a snubber capacitor (C f ) to minimize voltage transients during switching, and a series branch of R a and C a in parallel with the snubber capacitor as a path for the absorption of fault energy, as shown in Figure 7 . Moreover, FRT strategies (Crowbar and STFCL) constants are listed in Table A3 of Appendix A. 
STFCL circuitry is comprised of fault current-limiting inductors ( ) and resistances ( ) for each phase, as well as a full-bridge rectifier, linear transformers, power electronic switches, a snubber capacitor ( ) to minimize voltage transients during switching, and a series branch of and in parallel with the snubber capacitor as a path for the absorption of fault energy, as shown in Figure 7 . Moreover, FRT strategies (Crowbar and STFCL) constants are listed in Table A3 of Appendix A. The switch (SW) is kept triggered during normal conditions, bypassing fault current limiting inductors and the resistance branch. Whenever any abnormality at the grid occurs, SW is turned off.
Results and Discussion
The fault-tolerant capability and effectiveness of the proposed strategy, i.e., STFCL with PR based on RHC, is carried out by analyzing and comparing it with conventional PI and crowbar FRT strategies. A three-phase PVS is subjected with asymmetrical faults that occur at PCC and 19 km from PCC. The faults at the grid are imposed for 150 ms, which are applied at 0.1 s. For better understanding, the fault of PI with FRT and PR with FRT is cleared at 0.3 s, to avoid congestion at the single point 0.25 s. The behavior and comparison of the proposed approach with conventional approaches are graphically discussed, and also analyzed through performance measures as noted below.
Single-Phase to Ground Fault
The single-phase to ground (S-G) fault is applied on the PCC and distribution line. The results of fault that occur at the PCC and distribution line are depicted in Figure 8a The switch (SW) is kept triggered during normal conditions, bypassing fault current limiting inductors and the resistance branch. Whenever any abnormality at the grid occurs, SW is turned off.
Results and Discussion
Single-Phase to Ground Fault
The single-phase to ground (S-G) fault is applied on the PCC and distribution line. The results of fault that occur at the PCC and distribution line are depicted in Figure 8a Performance evaluation of the proposed strategy with other configurations is carried out in Table 1 for DC link voltage (VDC). In the performance evaluation in Table 1 , three control measuresi.e., integral absolute error (IAE), integral square error (ISE), and integral time-weighted absolute error (ITAE) are calculated for all cases, which gives a very precise and exact comparison between the different combinations of controllers and FRT strategies. The lower values of ITAE, ISE and IAE authenticate the higher efficiency. The PI+STFCL and PR+STFCL strategies give better performances when compared with PI+FRT and PR+FRT, as tabulated in Table 1 for VDC. Performance evaluation of the proposed strategy with other configurations is carried out in Table 1 for DC link voltage (V DC ). In the performance evaluation in Table 1 , three control measures-i.e., integral absolute error (IAE), integral square error (ISE), and integral time-weighted absolute error (ITAE) are calculated for all cases, which gives a very precise and exact comparison between the different combinations of controllers and FRT strategies. The lower values of ITAE, ISE and IAE authenticate the higher efficiency. The PI + STFCL and PR + STFCL strategies give better performances when compared with PI + FRT and PR + FRT, as tabulated in Table 1 for V DC . Performance evaluation of the proposed strategy with other configurations is carried out in Table 2 for the active component of the current (Id). Table 2 authenticates the better performance of the proposed strategy and controller for Id. Moreover, performance evaluations for reactive current components for all possible configurations are depicted by Table 3 . The PI with STFCL and PR with STFCL strategy gives better performances when compared with the PI with FRT and PR with FRT strategies, as tabulated in Table  3 for Iq. Performance evaluation of the proposed strategy with other configurations is carried out in Table 2 for the active component of the current (I d ). Table 2 authenticates the better performance of the proposed strategy and controller for I d . Moreover, performance evaluations for reactive current components for all possible configurations are depicted by Table 3 . The PI with STFCL and PR with STFCL strategy gives better performances when compared with the PI with FRT and PR with FRT strategies, as tabulated in Table 3 for I q . The impact of crowbar and STFCL strategies are illustrated by Figure 13 at the PV side, which clearly highlights the spikes for 0.05 s as fault clearing surges. The PV side parameter likes PV power, current, and voltage, for the STFCL strategy gives a smooth and transient-free response throughout operation at the PCC. The response is approximately same for 19 km distance as in PCC. 
Phase-to-Phase Fault
The DC link voltage spikes less in response during phase-to-phase (P-P) fault clearing time with the proposed STFCL strategy in combination with a PR controller, and without rising at fault duration. Unlike all other configurations, as depicted by Figure 14 , the response is same at 19 km of distance from the PCC as at the PCC. The impact of crowbar and STFCL strategies are illustrated by Figure 13 at the PV side, which clearly highlights the spikes for 0.05 s as fault clearing surges. The PV side parameter likes PV power, current, and voltage, for the STFCL strategy gives a smooth and transient-free response throughout operation at the PCC. The response is approximately same for 19 km distance as in PCC. The impact of crowbar and STFCL strategies are illustrated by Figure 13 at the PV side, which clearly highlights the spikes for 0.05 s as fault clearing surges. The PV side parameter likes PV power, current, and voltage, for the STFCL strategy gives a smooth and transient-free response throughout operation at the PCC. The response is approximately same for 19 km distance as in PCC. 
The DC link voltage spikes less in response during phase-to-phase (P-P) fault clearing time with the proposed STFCL strategy in combination with a PR controller, and without rising at fault duration. Unlike all other configurations, as depicted by Figure 14 , the response is same at 19 km of distance from the PCC as at the PCC. 
The DC link voltage spikes less in response during phase-to-phase (P-P) fault clearing time with the proposed STFCL strategy in combination with a PR controller, and without rising at fault duration. Unlike all other configurations, as depicted by Figure 14 , the response is same at 19 km of distance from the PCC as at the PCC. As mentioned above, in single phase to ground(P-G) fault the reference frame current components i.e., Id and Iq have approximately the same response with respect to location of fault; the case is same for P-P. So here, information needed to analyze the effects with respect to fault type at the PCC is given by Figure 15 . The conventional crowbar strategy with PR controller gives high oscillations during fault duration, along with a fault-clearing surge for 0.05 s after the fault is cleared. However, comparatively the proposed STFCL with PR strategy has fewer oscillations during fault, delaying fault clearing spikes instead for an instant. Moreover, the proposed strategy gives smooth and surge-free responses in during P-P fault as well, as depicted by Figure 15c . The active grid power during P-P fault falls near 20% of the rated value; however, with the STFCL strategy and PR as a controller, this deficiency remains approximately 10%, with an increasing spike for 0.04 s and then attaining its reference value. Moreover, with the crowbar strategy an increase of 20% can be seen by Figure 16 As mentioned above, in single phase to ground(P-G) fault the reference frame current components i.e., I d and I q have approximately the same response with respect to location of fault; the case is same for P-P. So here, information needed to analyze the effects with respect to fault type at the PCC is given by Figure 15 . The conventional crowbar strategy with PR controller gives high oscillations during fault duration, along with a fault-clearing surge for 0.05 s after the fault is cleared. However, comparatively the proposed STFCL with PR strategy has fewer oscillations during fault, delaying fault clearing spikes instead for an instant. Moreover, the proposed strategy gives smooth and surge-free responses in during P-P fault as well, as depicted by Figure 15c . As mentioned above, in single phase to ground(P-G) fault the reference frame current components i.e., Id and Iq have approximately the same response with respect to location of fault; the case is same for P-P. So here, information needed to analyze the effects with respect to fault type at the PCC is given by Figure 15 . The conventional crowbar strategy with PR controller gives high oscillations during fault duration, along with a fault-clearing surge for 0.05 s after the fault is cleared. However, comparatively the proposed STFCL with PR strategy has fewer oscillations during fault, delaying fault clearing spikes instead for an instant. Moreover, the proposed strategy gives smooth and surge-free responses in during P-P fault as well, as depicted by Figure 15c . The active grid power during P-P fault falls near 20% of the rated value; however, with the STFCL strategy and PR as a controller, this deficiency remains approximately 10%, with an increasing spike for 0.04 s and then attaining its reference value. Moreover, with the crowbar strategy an increase of 20% can be seen by Figure 16 during the fault time, along with alternating spikes for 0.07 s after fault clearance at 0.3 s. However, grid power is less effected with respect to distance, as shown by comparing Figure 16a with 16b. The active grid power during P-P fault falls near 20% of the rated value; however, with the STFCL strategy and PR as a controller, this deficiency remains approximately 10%, with an increasing spike for 0.04 s and then attaining its reference value. Moreover, with the crowbar strategy an increase of 20% can be seen by Figure 16 during the fault time, along with alternating spikes for 0.07 s after fault clearance at 0.3 s. However, grid power is less effected with respect to distance, as shown by comparing Figure 16a The distortion in frequency to achieve LVRT capability by inducing FRT strategy during P-P fault is there for the total fault time. However, this distortion with the proposed STFCL in combination with a PR controller is approximately half that of the conventional FRT (crowbar) strategy, as depicted by Figure 18a at the PCC and 18b at 19 km away from the PCC. The distortion in frequency to achieve LVRT capability by inducing FRT strategy during P-P fault is there for the total fault time. However, this distortion with the proposed STFCL in combination with a PR controller is approximately half that of the conventional FRT (crowbar) strategy, as depicted by Figure 18a at the PCC and 18b at 19 km away from the PCC. The distortion in frequency to achieve LVRT capability by inducing FRT strategy during P-P fault is there for the total fault time. However, this distortion with the proposed STFCL in combination with a PR controller is approximately half that of the conventional FRT (crowbar) strategy, as depicted by Figure 18a at the PCC and 18b at 19 km away from the PCC. The effectiveness of the proposed strategy is proved at PV side parameters, i.e., power, current, and voltage. The mentioned parameters are optimized to nominal values, without any disturbances at the entering and clearing of P-P fault through STFCL with a PR controller at the PCC. Except for the STFCL strategy, all the remaining combinations result in dips and rises at entering and clearing time of fault, as Figure 19 shows clearly. 
Conclusions
Considering the existing grid codes, this paper emphasizes on the improvement of the FRT capability of a two-stage, three-phase, grid-connected PVS under normal conditions and asymmetrical grid faults. The response and stability of PVS during FRT is examined under analysis for the conventional crowbar and proposed STFCL strategies. The results of the proposed STFCL and PR with RHC controller is robust and ripple-free during grid faults. Moreover, the proposed strategy offers an optimized behavior of spikes at entering and clearing time of fault, as compared to crowbar as the FRT strategy with PI or PR controller. The smooth and transient-free behavior of voltage and current during fault time, due to the insertion of inductive impedance, results in the enhancement of power quality at the grid side, as well as at the PV side. The excessive energy stored in fault current limiters is absorbed by the energy absorption branch of STFCL, which results in the reduction of stress at semiconductor devices during fault. Moreover, the effect of faults at various distances have negligible variations, as compared to the type of fault. The effectiveness of the proposed strategy is proved at PV side parameters, i.e., power, current, and voltage. The mentioned parameters are optimized to nominal values, without any disturbances at the entering and clearing of P-P fault through STFCL with a PR controller at the PCC. Except for the STFCL strategy, all the remaining combinations result in dips and rises at entering and clearing time of fault, as Figure 19 shows clearly. The effectiveness of the proposed strategy is proved at PV side parameters, i.e., power, current, and voltage. The mentioned parameters are optimized to nominal values, without any disturbances at the entering and clearing of P-P fault through STFCL with a PR controller at the PCC. Except for the STFCL strategy, all the remaining combinations result in dips and rises at entering and clearing time of fault, as Figure 19 shows clearly. 
Considering the existing grid codes, this paper emphasizes on the improvement of the FRT capability of a two-stage, three-phase, grid-connected PVS under normal conditions and asymmetrical grid faults. The response and stability of PVS during FRT is examined under analysis for the conventional crowbar and proposed STFCL strategies. The results of the proposed STFCL and PR with RHC controller is robust and ripple-free during grid faults. Moreover, the proposed strategy offers an optimized behavior of spikes at entering and clearing time of fault, as compared to crowbar as the FRT strategy with PI or PR controller. The smooth and transient-free behavior of voltage and current during fault time, due to the insertion of inductive impedance, results in the enhancement of power quality at the grid side, as well as at the PV side. The excessive energy stored in fault current limiters is absorbed by the energy absorption branch of STFCL, which results in the reduction of stress at semiconductor devices during fault. Moreover, the effect of faults at various distances have negligible variations, as compared to the type of fault. 
Considering the existing grid codes, this paper emphasizes on the improvement of the FRT capability of a two-stage, three-phase, grid-connected PVS under normal conditions and asymmetrical grid faults. The response and stability of PVS during FRT is examined under analysis for the conventional crowbar and proposed STFCL strategies. The results of the proposed STFCL and PR with RHC controller is robust and ripple-free during grid faults. Moreover, the proposed strategy offers an optimized behavior of spikes at entering and clearing time of fault, as compared to crowbar as the FRT strategy with PI or PR controller. The smooth and transient-free behavior of voltage and current during fault time, due to the insertion of inductive impedance, results in the enhancement of power quality at the grid side, as well as at the PV side. The excessive energy stored in fault current limiters is absorbed by the energy absorption branch of STFCL, which results in the reduction of stress at semiconductor devices during fault. Moreover, the effect of faults at various distances have negligible variations, as compared to the type of fault.
The proposed STFCL, in combination with a PR controller for three-phase PVS, can enhance FRT capability and optimize the fault current, through which the ratings of switch gears can be reduced, along with cost. In addition, the simulation results also verify the performance indices, high efficiency, and fault-tolerant capability of the proposed strategy.
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